ANALOG
DEVICESSystem-Management IC with Programmable Quad
Voltage Monitoring and Supervisory Functions

Preliminary Technical Data

AD5100

FEATURES

2 device-enabling outputs with 6 programmable monitoring
inputs (see Table 1)
Three 30 V monitoring inputs with shutdown control of
external devices
Programmable overvoltage, undervoltage, turn-on and
turn-off thresholds, and shutdown timings
Shutdown warning with fault detection
Reset control of external devices
One 5 V monitoring input with reset control of
external devices
Programmable reset thresholds and hold time
MOST50 compatible inputs
Diagnostic application using V_{2MON} and V_{4MON}
Two supervisory functions
Watchdog reset controller with programmable timeout and
selectable floating input
Manual reset control for external devices
Digital interface and programmability
I ² C-compatible interface
OTP ¹ for permanent threshold and timing settings
OTP can be overwritten for dynamic adjustments
Power-up by edge triggered signal
Power-down by I ² C software
Operating range
Supply voltage: 3.0 V to 30 V
Temperature range: -40°C to +125°C
Low shutdown current: 10 µA
High voltage input antimigration shielding pinouts

APPLICATIONS

Automotive systems Network equipment Computers, controllers, and embedded systems

¹ One-time programmable EPROM with unlimited adjustment before OTP execution.

GENERAL DESCRIPTION

The AD5100 is a programmable system-management IC that combines four channels of voltage monitoring and a watchdog supervision that can be used to shut down external supplies, reset processors, or disable any other system electronics when the system malfunctions. The AD5100 can also be used to protect systems from the faulty condition of improper device power-up sequencing. The AD5100, a robust watchdog reset controller, can monitor two 30 V inputs with shutdown and reset controls, one 2.3 V to 5.0 V input and one 1.6 V to 8 V. input. Most monitoring input thresholds and timing settings can be programmed on the fly or permanently set in the factory with the OTP feature.

The AD5100 is versatile for system-monitoring applications where critical microprocessor, DSP, and embedded systems operate under harsh conditions such as automotive, industrial, or communications network environments.

The AD5100 is available in a compact QSOP-16 package and can operate in an extended automotive temperature range from -40° C to $+125^{\circ}$ C.

Table 1. AD5100 General Inputs and Output Information

Input	Monitoring Range ¹	Shutdown Control	Reset Control	Fault Detection
V _{1MON}	6 V to 30 V	\checkmark	\checkmark	\checkmark
V_{2MON}	3 V to 30 V	\checkmark	\checkmark	\checkmark
V_{3MON}	2.3 V to 5.0 V		\checkmark	\checkmark
V_{4MON}	1.6 V to 7.96 V		\checkmark	\checkmark
WDI	0 V to 5 V	\checkmark	\checkmark	
MR	0 V to 5 V		\checkmark	

¹ With programmable threshold and programmable delay.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.


Rev. PrK

TABLE OF CONTENTS

Features
Applications
General Description 1
Functional Block Diagram
Specifications
Electrical Characteristics
Timing Specifications7
Absolute Maximum Ratings
ESD Caution
Pin Configuration and Function Descriptions9
One-Time Programmable (OTP) Options10
Theory of Operation12
Monitoring Inputs
Watchdog Input17
Manual Reset18
Outputs
Fault Detection with Shutdown Warning19
Power Requirements 19
Protection

Digital Interface
AD5100 Register Map22
I ² C Serial Interface
Writing Data to AD5100 20
Reading Data from AD5100
Permanent Setting of AD5100 Registers (OTP Function) 27
Temporary Override of Default Settings (Override Function)
Controlling the AD510028
Applications Information
Car Battery and Infotainment System Supply Monitoring 29
Battery Monitoring with Fan Control
Battery State of Charge Indicator and Shutdown Early Warning Monitoring
Rising Edge-Triggered Wake-Up Mode
Outline Dimensions
Ordering Guide

FUNCTIONAL BLOCK DIAGRAM



SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

6 V \leq V $_{1MON}$ \leq 30 V and 3 V \leq V $_{2MON}$ \leq 30 V, $-40^{o}C$ \leq T_{A} \leq +125°C, unless otherwise noted.

Table 2.

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit	
Voltage Range Input Resistance OV, UNTeshold Tolerance (see Figure 6 and Table 6)Vucor Rn vucor Rn vucor Ta = 25°C Ta = -40°C to +85°C Ta = -40°C to +85°C Ta = -40°C to +125°C Ta =	HIGH VOLTAGE MONITORING INPUTS	-						
$ \begin{array}{ c c c c } \mbox{Input} Fresistance \\ OV, UV Threshold Tolerance \\ (see Figure 6 and Table 6) \\ \mbox{Hysteresis} \\ Programmable Shutdown Hold Time Tolerance (see Figure 6 and Table 8) \\ Programmable Shutdown Hold Time \\ Tolerance (see Figure 6 and Table 8) \\ Programmable Shutdown Hold Time \\ (see Figure 6 and Table 8) \\ Frequent Delay Tolerance (see Figure 6 and Table 8) \\ Frequent Delay Tolerance (see Figure 6 and Table 8) \\ Programmable Shutdown Hold Time \\ (see Figure 6 and Table 8) \\ Fault Detection Delay Tolerance (see Figure 6 and Table 8) \\ Turn-On Programmable Shutdown Hold Time Tolerance (see Figure 6 and Table 8) \\ Turn-On Programmable Shutdown Hold Time Tolerance (see Figure 6 and Table 8) \\ Turn-On Programmable Shutdown Hold Time Tolerance (see Figure 6 and Table 8) \\ Turn-On Programmable Shutdown Hold Time Tolerance (see Figure 6 and Table 8) \\ Turn-On Programmable Shutdown Hold Time Tolerance (see Figure 6 and Table 8) \\ Turn-On Programmable Shutdown Hold Time Tolerance (see Figure 6 and Table 8) \\ Turn-On Programmable Shutdown Hold Time Tolerance (see Figure 6 and Table 8) \\ Turn-On Programmable Shutdown Hold Time Tolerance (see Figure 6 and Table 8) \\ Turn-On Programmable Shutdown Hold Time Tolerance (see Figure 6 and Table 8) \\ Turn-On Programmable Shutdown Hold Time Tolerance (see Figure 6 and Table 8) \\ Turn-On Programmable Shutdown Hold Time Tolerance (see Figure 6 and Table 8) \\ Turn-On Programmable Shutdown Hold Time Tolerance (see Figure 6 and Table 8) \\ Fault Detection Delay \\ Glitch Immune Time \\ SHDN Output High \\ Vanou Vott Watter High Vanou Hold Vanou$	V _{1MON}							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Voltage Range	V _{1MON}		6		30	V	
	Input Resistance	RIN_V1MON			60		kΩ	
Hysteresis Tx = -40°C to +125°C -3 +3 % Programmable Shutdown Hold Time Tolerance (see Figure 6 and Table 8) Tx = -40°C to +125°C -10 +10 % Programmable Shutdown Delay Tolerance (see Figure 6 and Table 8) Tx = -40°C to +125°C -10 +10 % Fault Detection Delay Glitch-Immune Time Tx = -50°C -10 +10 % Vaxow Voltage Range ² Tx = -40°C to +85°C -2 +2 % On, Off Threshold Tolerance (see Figure 6 and Table 6) At 150, JKAD At 250, JKAD At 250, JKAD 500 KR Turn-On Programmable SHON Hold Time Tolerance (see Figure 6 and Table 8) Tx = -40°C to +85°C Tx = -40°C to +125°C -2 +2 % Fault Detection Delay Glitch Immune Time At 250, JKAD Does not apply to Code 0x7 -10 +10 % Turn-On Programmable SHON Mold Time Tolerance (see Figure 6 and Table 8) At 250, JKAD Does not apply to Code 0x7 -10 +10 % SHDN Output High Von Vson, Looner = 600 µA 2.4 V V V SHDN Output Low Von Vson, Looner = 600 µA 1.7 3 V V <td>OV, UV Threshold Tolerance</td> <td>ΔΟΥ, ΔUV</td> <td>$T_A = 25^{\circ}C$</td> <td>-1.5</td> <td></td> <td>+1.5</td> <td>%</td>	OV, UV Threshold Tolerance	ΔΟΥ, ΔUV	$T_A = 25^{\circ}C$	-1.5		+1.5	%	
Hysteresis Programmable Shutdown Hold Time Tolerance (see Figure 6 and Table 8) Programmable Shutdown Delay Tolerance (see Figure 6 and Table 8) Fault Detection Delay Vance $\Delta_{TS0, HOLD}$ Loc.Does not apply to Code 0x7 -10 $+10$ $\%$ Fault Detection Delay Vancetro. DLW Lourotro. DLW $\Delta_{TS0, HOLD}$ -10 $+10$ $\%$ Valte Peter 6 and Table 8) Fault Detection Delay Vancetro. DLW $\Delta_{TS0, HOLD}$ -10 $+10$ $\%$ Valte Peter 6 and Table 8) Vancetro. DLWtro. DLW -10 $+10$ $\%$ Valte 9 Notage Range ² Vance $T_{TS, TSO}$ -15 $+1.5$ $\%$ VanceRe. worken A Con, ΔOff $T_{T} = 25^{\circ}$ C -1.5 $+1.5$ $\%$ Hysteresis Turn-Off Programmable SHDN Hold Time Tolerance (see Figure 6 and Table 8) Turn-Off Programmable SHDN Hold Time Tolerance (see Figure 6 and Table 8) $\Delta_{TS0, HOLD}$ $\Delta_{TS0, HOLD}$ $\Delta_{TS0, HOLD}$ -10 $+10$ $\%$ Fault Detection Delay SHDN Output HighVon $\Delta_{TS0, HOLD}$ $\Delta_{TS0, HOLD}$ $\Delta_{TS0, HOLD}$ -10 $+10$ $\%$ SHDN Nank CurrentTarceiVancei, Isona 4 2.4 VV $V_{TSO, HOLD}$ V_{TSO, HO	(see Figure 6 and Table 6)		$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$	-2		+2	%	
$ \begin{array}{ c c c c c } Programmable Shutdown Hold Time Tolerance (see Figure 6 and Table 8) Frogrammable Shutdown Delay Tolerance (see Figure 6 and Table 8) Toursenance (see Figur$			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	-3		+3	%	
$ \begin{array}{ c c c c } \hline Tolerance (see Figure 6 and Table 8) \\ Programmable Shutdown Delay Tolerance (see Figure 6 and Table 8) \\ Fault Detection Delay \\ Glitch-Immune Time \\ Vators \\ Vator$	Hysteresis				1.5		%	
		Δt_{1SD_HOLD}	Does not apply to Code 0x7	-10		+10	%	
$ \begin{array}{ c c c c c c } Glitch-Immune Time & tarrot & tarrot & tarrot & solution $		Δt_{1SD_DELAY}	Does not apply to Code 0x7	-10		+10	%	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Fault Detection Delay	t _{FD_DELAY}			70		μs	
	Glitch-Immune Time	tglitch			50		μs	
Input Resistance On, Off Threshold Tolerance3 (see Figure 6 and Table 6)Rm_V2MON AOn, ΔOff TA = 25°C-1.5 $K\Omega$ 500KQ 60 $T_A = -40°C to +85°CT_A = -40°C to +125°C-2+2%T_A = -40°C to +125°C-3+3%Turn-On Programmable SHDN Hold TimeTolerance (see Figure 6 and Table 8)\Delta t_{23D, HOLD}Does not apply to Code 0x7-10+10%Turn-On Programmable SHDN Delay TimeTolerance (see Figure 6 and Table 8)\Delta t_{23D, HOLD}Does not apply to Code 0x7-10+10%Turn-Off Programmable SHDN Delay TimeTolerance (see Figure 6 and Table 8)\Delta t_{23D, HOLD}Does not apply to Code 0x7-10+10%Fault Detection DelaySHDN Output HighV_{DD, EAVV_{2MON, OFF} only70\mu sSHDN Output LowV_{OH}V_{RAL} = V_{RGV, Isource} = 40 \mu A2.4VSHDN Noutput LowV_{OL}I_{SINK} = 1.6 mA0.4VSHDN MARN Inactive Leakage CurrentI_{OL, SHDNMNNN}I_{SINK} = 3 mA0.4VSHDNWARN Inactive Leakage CurrentI_{OL, SHDNMNNN}I_{SINK} = 3 mA0.4VV_{MON} Voltage RangeNumen Voltage RangeV_{MON}I_{SINC}I_{20}I_{20}K_{20}V_{MON} Voltage RangeNumen Voltage RangeV_{MON}I_{A} = 25°C-1.5+1.5%V_{MON} Voltage RangeNumen Threshold Tolerance(see Figure 10 and Table 6)V_{MON}I_{A} = 25°C-2.4V_{2.7}$	V _{2MON}							
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Voltage Range ²	V _{2MON}		3		30	V	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	•	RIN_V2MON			500		kΩ	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		ΔOn, ΔOff	$T_A = 25^{\circ}C$	-1.5		+1.5	%	
Hysteresis Turn-On Programmable SHDN Hold Time Tolerance (see Figure 6 and Table 8) $\Delta t_{250, HOLD}$ Does not apply to Code 0x7 -10 $+10$ 96 Turn-Off Programmable SHDN Delay Time Tolerance (see Figure 6 and Table 8) $\Delta t_{250, DELAY$ Does not apply to Code 0x7 -10 $+10$ 96 Fault Detection Delay Glitch Immune Time SHDN Output High $tr_{D, DELAY$ V2MON_OFF only 70 μs μs SHDN Output High V_{OH} $V_{RAL} = V_{REG, Isource} = 40 \muA$ 2.4 V V SHDN Output Low V_{OH} $I_{SINK} = 1.6 mA$ 0.4 V SHDN Sink Current I_{SINK} $V_{IMON} = 12 V, I_{SINK} = 40 mA$ 1.7 3 V SHDNWARN IOpen-Drain Output) SHDNWARN Inactive Leakage Current SHDNWARN Active $I_{OH, SHONWARN}$ $I_{SINK} = 3 mA$ 0.4 V LOW VOLTAGE MONITORING INPUTS V3MON Voltage Range Input Resistance V_{3MON} $T_{A} = 25^{\circ}C$ -1.5 -1.5 1.5 $K\Omega$ V3MON Voltage Range U3MON Voltage Range V_{3MON} $T_A = 25^{\circ}C$ -1.5 -1.5 1.5 $K\Omega$ V3MON Voltage Range U3MON Voltage Range V_{3MON} $T_A = 25^{\circ}C$ -1.5 -1.5 1.5 $K\Omega$ V3MON Voltage Range U3MON Voltage Range V_{3MON} $T_A = 25^{\circ}C$ -1.5 -1.5 4.5 $K\Omega$ V3MON Voltage Range U3MON Voltage Range V_{3MON} $T_A = -40^{\circ}C$ to $+85^{\circ}C$ -2 $+2.7$ 96 V3MON Voltage Range U3MON Voltage Range <t< td=""><td></td><td></td><td>$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$</td><td>-2</td><td></td><td>+2</td><td>%</td></t<>			$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$	-2		+2	%	
$ \begin{array}{cccc} Turn-On Programmable SHDN Hold Time Tolerance (see Figure 6 and Table 8) Turn-Off Programmable SHDN Delay Time Tolerance (see Figure 6 and Table 8) Turn-Off Programmable SHDN Delay Time Tolerance (see Figure 6 and Table 8) Turn-Off Programmable SHDN Delay Time Tolerance (see Figure 6 and Table 8) Turn-Off Programmable SHDN Delay Time Tolerance (see Figure 6 and Table 8) Turn-Off Programmable SHDN Delay Time Tolerance (see Figure 6 and Table 8) Tore Tolerance (see Figure 6 and Table 8) Table 30 Turn-Off Programmable SHDN Delay Time Tolerance (see Figure 6 and Table 8) Tore Tolerance (see Figure 10 tore 12 tore 12$			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	-3		+3	%	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Hysteresis				1.5		%	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		$\Delta t_{\text{2SD}_{\text{HOLD}}}$	Does not apply to Code 0x7	-10		+10	%	
$ \begin{array}{cccc} \mbox{Glitch Immune Time} & t_{GLITCH} & t_{GL$		Δt_{2SD_DELAY}	Does not apply to Code 0x7	-10		+10	%	
	Fault Detection Delay	t _{FD_DELAY}	V _{2MON_OFF} only		70		μs	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		tglitch			50		μs	
	SHDN							
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	SHDN Output High	V _{OH}	$V_{\text{RAIL}} = V_{\text{REG}}$, $I_{\text{SOURCE}} = 40 \ \mu\text{A}$	2.4			V	
$ \frac{1}{\text{SHDN Sink Current}} \left \begin{array}{c} \text{I}_{\text{SNK}} \\ \text{I}_{\text{SNK}} \end{array} \right _{\text{SNK}} = 12 \text{ V}, \left \begin{array}{c} \text{I}_{\text{SNK}} \\ \text{V}_{\frac{1000}{\text{SHDN Gelet}} = 12 \text{ V}, \\ \text{SHDN forced to } 12 \text{ V} \end{array} \right _{10} \\ \text{SHDN WARN (Open-Drain Output)} \\ \frac{1}{\text{SHDNWARN Inactive Leakage Current}} \\ \frac{10H_{\text{SHDNWARN}}}{\text{Vol_SHDNWARN Active}} \end{array} \\ \left \begin{array}{c} \text{I}_{\text{OH_{SHDNWARN}}} \\ \text{V}_{\text{OL_{SHDNWARN}}} \end{array} \right _{10K} = 3 \text{ mA} \end{array} \\ \frac{1}{10} \\ $			$V_{RAIL} = V_{1MON}$, $I_{SOURCE} = 600 \ \mu A$	V _{1MON} - 0.5			V	
\overline{SHDN} Sink CurrentIsink $V_{1MON} = 12 V$, SHDN forced to $12 V$ 1015mA $\overline{SHDNWARN}$ (Open-Drain Output)<	SHDN Output Low	Vol	Isink = 1.6 mA			0.4	V	
$ \begin{array}{ c c c c c c } \hline SHDN WARN (Open-Drain Output) \\ \hline SHDN WARN Inactive Leakage Current \\ \hline SHDN WARN Active \\ \hline SHDNWARN Active \\ \hline Oh_SHDNWARN \\ \hline SHDNWARN Active \\ \hline Oh_SHDNWARN \\ \hline VOL_SHDNWARN \\ \hline VOL_S$			$V_{1MON} = 12 V$, $I_{SINK} = 40 mA$		1.7	3	V	
$ \begin{array}{ c c c c c } \hline SHDNWARN Inactive Leakage Current \\ \hline SHDNWARN Active & Ioh_SHDNWARN \\ \hline SHDNWARN Active & Ioh_SHDNWARN \\ \hline SHDNWARN Active & Ioh_SHDNWARN \\ \hline Vol_SHDNWARN & Isink = 3 mA & 0.4 V \\ \hline Vol_SHDNWARN Active & Ioh_SHDNWARN \\ \hline Ioh_SHDNWARN & Isink = 3 mA & 0.4 V \\ \hline Ioh_SHDNWARN Active & Vol_SHDNWARN \\ \hline Vol_SHDNWARN & Ioh_SHDNWARN \\ \hline Vol_SHDNWARN & Vol_SHDNWARN \\ \hline Vol_SHDNWARN & Ioh_SHDNWARN \\ \hline Vol_SHDNWARN & Vol_SHDNWARN \\ \hline Vol_SHDNW \\ \hline Vol$	SHDN Sink Current	Isink			10	15	mA	
$\overline{SHDNWARN}$ Active $V_{OL_SHDNWARN}$ $I_{SINK} = 3 \text{ mA}$ 0.4 V LOW VOLTAGE MONITORING INPUTS V_{3MON} V_{4MON} V_{20} 5.5 V V_{3MON} Voltage Range V_{3MON} 2.0 5.5 V Input Resistance R_{IN_V3MON} 120 $k\Omega$ V_{3MON} Threshold Tolerance ΔV_{3MON} $T_A = 25^{\circ}C$ -1.5 $+1.5$ $\%$ $(see Figure 10 and Table 6)$ ΔV_{3MON} $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ -2 $+2.7$ $\%$ $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ -3 $+3.5$ $\%$	SHDNWARN (Open-Drain Output)							
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	SHDNWARN Inactive Leakage Current	Ioh_shdnwarn			1		μA	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	SHDNWARN Active	Vol_shdnwarn	I _{SINK} = 3 mA			0.4	V	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LOW VOLTAGE MONITORING INPUTS							
$ \begin{array}{c c} \mbox{Input Resistance} & R_{IN_V3MON} \\ V_{3MON} \mbox{Threshold Tolerance} & & & & & & & & & & & & & & & & & & &$	V _{3MON} , V _{4MON}							
$ \begin{array}{c c} \mbox{Input Resistance} & R_{IN_V3MON} \\ V_{3MON} \mbox{Threshold Tolerance} & & & & & & & & & & & & & & & & & & &$	V _{3MON} Voltage Range	V _{3MON}		2.0		5.5	V	
(see Figure 10 and Table 6) $ \begin{array}{ccc} T_A = -40^\circ C \ to \ +85^\circ C \\ T_A = -40^\circ C \ to \ +125^\circ C \\ -3 \\ \end{array} \begin{array}{ccc} +2.7 \\ +3.5 \\ \end{array} \begin{array}{ccc} \% \\ \% \end{array} $	Input Resistance	RIN_V3MON			120		kΩ	
$T_A = -40^{\circ}C \text{ to } +125^{\circ}C \qquad -3 \qquad +3.5 \qquad \%$	-	ΔV_{3MON}	$T_A = 25^{\circ}C$	-1.5		+1.5	%	
	(see Figure 10 and Table 6)		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-2		+2.7	%	
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	-3		+3.5	%	
	V _{3MON} Hysteresis	V _{3_HYSTERESIS}			1.5		%	

Preliminary Technical Data

AD5100

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
V _{4MON} Voltage Range ⁴	V _{4MON}		0.9		30	V
Input Resistance	RIN_V4MON			500		kΩ
V _{4MON} Threshold Tolerance	ΔV_{4MON}	$T_A = 25^{\circ}C$	-2.5		+2.5	%
(Figure 12 and Table 6)		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-3		+3	%
		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	-3.5		+3.5	%
V _{4MON} Hysteresis RESET	V _{4_HYSTERESIS}			6		%
RESET Hold Time Tolerance (see Figure 10, Figure 12, and Table 8)	Δt_{RS_HOLD}	Does not apply to Code 0x6 and Code 0x7	-10		+10	%
V _{3MON} /V _{4MON} -to-RESET Delay	trs_delay			70		μs
RESET Output Voltage High	V _{он}	$V_{3MON} \ge 4.38 \text{ V}, I_{SOURCE} = 120 \ \mu\text{A}$ 2.7 V < $V_{3MON} \le 4.38 \text{ V}, I_{SOURCE} = 30 \ \mu\text{A}$	V _{3MON} — 1.5 0.8 × V _{3MON}			V V
		$2.3 \text{ V} < \text{V}_{3\text{MON}} \le 2.7 \text{ V},$ $I_{\text{SOURCE}} = 20 \mu\text{A}$	$0.8 imes V_{3MON}$			v
		$\begin{array}{l} 1.8 \ V \leq V_{\rm 3MON} \leq 2.3 \ V, \\ I_{\rm SOURCE} = 8 \ \mu A \end{array} \end{array} \label{eq:V3MON}$	0.8 × V _{3MON}			V
RESET Output Voltage Low	V _{OL}	$V_{\rm 3MON}>4.38$ V, $I_{\rm SINK}=3.2\ mA$			0.4	V
		$V_{3MON} < 4.38 \text{ V}, I_{SINK} = 1.2 \text{ mA}$			0.3	V
RESET Output Short-Circuit Current ⁵	ISOURCE	$\overline{\text{RESET}} = 0, V_{3MON} = 5.5 \text{ V}$			800	μΑ
		$\overline{\text{RESET}} = 0, V_{3MON} = 3.6 \text{ V}$			400	μΑ
Glitch Immune Time	t _{GLITCH}			50		μs
V40UT Maximum Output	V40UT_MAX	Open drain			5.5	V
V _{40UT} Propagation Delay	tv40UT_DELAY			70		μs
V40UT Maximum Frequency	fv4out	Applies to RESET disabled only		10		kHz
WDI (WATCHDOG INPUT)						
WDI Programmable-Timeout Tolerance (see Figure 13 and Table 8)	Δt_{WD}		-10		+10	%
WDI Pulse Width	t _{WDI}		50			ns
Watchdog-Initiated RESET Pulse Width	t _{wDR}	When no WDI		twd/50		ms
Watchdog-Initiated SHDN	twd_shdn	When no WDI activity $> 4 t_{WD}$		1		s
WDI Input Voltage Low	VIL_WD				$0.3 imes V_{3MON}$	V
WDI Input Voltage High	V _{IH_WD}		$0.7 \times V_{3MON}$			V
WDI Input Current		$WDI = V_{3MON}$, average time			160	μΑ
		WDI = 0, average time	-20			μΑ
MR (MANUAL RESET) INPUT						
MR Input Voltage Low	V _{IL_MR}				$0.3 \times V_{3MON}$	V
MR Input Voltage High	VIH_MR		$0.7 \times V_{3MON}$			V
Input Current					1	μA
 MR Pulse Width	t _{MR}		1			μs
MR Deglitching	t _{MR GLITCH}			100		ns
MR-to-RESET Delay	t _{MR} DELAY			1		μs
MR Pull-Up Resistance (Internal to V _{3MON})				50		kΩ
RESET Hold Time Tolerance	Δt_{RS_HOLD}	Does not apply to Code 0x6	-10	20	+10	%
(see Figure 12 and Table 8)	ALKS_HOLD	and Code 0x7	-10		TIU	70
SERIAL INTERFACES						
Input Logic High (SCL, SDA) ⁶	VIH	External R _{PULL-UP} = 2.2 k Ω	2.0		5.5	v
Input Logic Low (SCL, SDA)	VIL	External R _{PULL-UP} = 2.2 kΩ	0		0.8	v
Output Logic High (SDA)	V	$V_{\text{RAIL}} = 2 \text{ V to } 5.5 \text{ V}$	$0.7 \times V_{RAIL}$			v
	Vol	$I_{OL} = 3 \text{ mA}$	0.7 X VRAIL		0.4	v
Output Logic Low (SDA)						
Output Logic Low (SDA) Input Current	VOL	$V_{IN} = 0 V \text{ to } 5.5 V$	Ŭ		1	μA

Preliminary Technical Data

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
POWER SUPPLY						
Supply Voltage Range	V _{1MON}		6.0		30	V
Sleep Mode Supply Current	ISLEEP_V1MON	$V_{2MON} = 0 V$			10	μA
Active Mode Supply Current	IPOWER_V1MON	$V_{2MON} = 12 V$			3	mA
		V _{2MON} edge-triggered mode selected			3	mA
Device Power-On Threshold	V _{2MON} , IH		2.2			V
	V2MON, IL				0.4	V
Device Power-Up V _{2MON} , Minimum Pulse Width	tv2mon_pw		4			ms
Device Power-Down Delay		V _{2MON} < 0.4 V (normal mode)		2		s
		I ² C-initiated power-down		10		μs
OTP Supply Voltage ⁷	Votp	For OTP only		5.5		V
OTP Supply Current ⁸ Ivotp		For OTP only		84		mA
OTP Settling Time ⁹	ts_otp			12		ms

¹ Represent typical values at 25°C, $V_{1MON} = 12$ V, and $V_{2MON} = 12$ V.

² Initial V_{2MON} ON minimum remains as 2.2 V but the 3 V to 30 V specifications apply afterward.

³ Does not apply if V_{2MON} is a digital signal.

⁴ V_{4MON} threshold limits (see Table 6) are designed to primarily allow V_{4MON} to monitor low voltage inputs. The V_{4MON} input pin is capable of withstanding voltages up to 30 V. One application where this 30 V capability is useful is electronic media-oriented systems transport (eMOST) diagnostic circuits.

⁵ The RESET short-circuit current is the maximum pull-up current when RESET is driven low by a microprocessor bidirectional reset pin.

⁶ It is typical for the SCL and SDA to have resistors pulled up to V_{3MON}. However, care must be taken to ensure that the minimum V_H is met when the SCL and SDA are

driven directly from a low voltage logic controller without pull-up resistors. ⁷ Vorp can be furnished by an external 5.5 V power supply, rather than an on-board power supply, when performing factory programming. A 10 μF tantalum capacitor is required on V_{OTP} during operation regardless of whether the OTP fuses are programmed.

⁸ The OTP supply source must be capable of supplying a minimum of 100 mA because some AD5100 parts require a current slightly greater than the typical value of 84 mA.

⁹ The OTP settling time occurs only once if the OTP function is used.

TIMING SPECIFICATIONS

Parameter	Description	Min	Тур	Max	Unit
TIMING CHARACTERISTICS ^{1, 2}					
t _{s1}	Parameter adjustment time.		1		μs
I ² C INTERFACE TIMING CHARACTERISTICS					
fscl	SCL clock frequency.			400	kHz
t1	T _{BUF} bus free time between start and stop.	1.3			μs
t ₂	T _{HD:STA} , hold time after (repeated) start condition. After this period, the first clock is generated.	0.6			μs
t ₃	T _{LOW} , low period of SCL clock.	1.3			μs
t4	T _{HIGH} , high period of SCL clock.	0.6		50	μs
ts	T _{SU;STA} , setup time for start condition.	0.6			μs
t ₆	T _{HD;DAT} , data hold time.			0.9	μs
t ₇	T _{SU;DAT} , data setup time.	0.1			μs
t ₈	T _F , fall time of both SDA and SCL signals.			0.3	μs
t9	T_{R} , rise time of both SDA and SCL signals.			0.3	μs
t10	T _{SU;STO} , setup time for stop condition.	0.6			μs

 $^{\rm 1}$ Guaranteed by design and not subject to production test. $^{\rm 2}$ See Figure 2.




Figure 2. Digital Interface Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 4.

Table 4.	
Parameter	Rating
V _{1MON} to GND	–0.3 V, +33 V
V _{2MON} to GND	–0.3 V, +33 V
V _{3MON} to GND	–0.3 V, +7 V
V _{4MON} to GND	–0.3 V, +33 V
Votp to GND	–0.3 V, +7 V
Digital Input Voltage to GND (MR, WDI, SCL, SDA, AD0)	0 V, +7 V
Digital Output Voltage to GND (RESET, V400T, SHDNWARN)	0 V, +7 V
Digital Output Voltage to GND (SHDN)	0 V, +33 V
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	–65°C to +150°C
Maximum Junction Temperature (T _{Jmax})	150°C
Power Dissipation ¹	$(T_{Jmax} - T_A^2)/\Theta_{JA}$
Thermal Impedance ³	
θ _{JA} Junction-to-Ambient	105.44°C/W
θ _{JC} Junction-to-Case	38.8°C/W
IR Reflow Soldering (RoHS-Compliant Package)	
Peak Temperature	260°C (+0°C)
Time at Peak Temperature	20 sec to 40 sec
Ramp-Up Rate	3°C/sec max
Ramp-Down Rate	–6°C/sec max
Time from 25°C to Peak Temperature	8 minutes max

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION




ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

¹ Values relate to the package being used on a 4-layer board.

 2 T_A = ambient temperature.

³ Junction-to-case resistance is applicable to components featuring a preferential flow direction, for example, components mounted on a heat sink. Junction-to-ambient resistance is more useful for air-cooled PCB-mounted components.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Pin No.	Mnemonic	Description
1	V _{1MON}	High Voltage Monitoring Input. AD5100 internal supply is derived from V _{1MON} . There must be a 10 μ F electrolytic capacitor between this pin and GND, placed as close as possible to the V _{1MON} pin.
2	GND	Ground.
3	VOTP	One-Time Supply Voltage for EPROM. Can be floating when it is not performing fuse programming.
4	V _{3MON}	Low Voltage Monitoring Input.
5	MR	Manual Reset Input. Active-low.
6	WDI	Watchdog Input.
7	SCL	I ² C [®] Serial Input Register Clock. Open-drain input. If it is driven directly from a logic driver without the pull-up resistor, ensure that the V _H minimum is 3.3 V.
8	SDA	I^2C Serial Data Input/Output. Open-drain input/output. If it is driven directly from a logic driver without the pull-up resistor, ensure that the V _{IH} minimum is 3.3 V.
9	RESET	Reset. Push-pull output with rail voltage of V _{3MON} .
10	V _{4OUT}	Open-Drain Output. Triggered by V4MON.
11	SHDNWARN	Shutdown Warning. Active-low, open-drain output.
12	SHDN	Shutdown Output. Push-pull output with selectable rail voltage of V_{1MON} or V_{REG} , the AD5100 internal power (30 V maximum).
13	AD0	I ² C Slave Address Configuration. If tied high, this pin can only be tied to 3.3 V maximum.
14	V _{4MON}	Low Voltage Monitoring Input. Capable of withstanding 30 V.
15	GND/NC	Ground/No Connect. Can be grounded or left floating but do not connect to any other potentials.
16	V _{2MON}	High Voltage Monitoring Input. It is also the internal supply voltage enabling input.




Figure 4. Recommended PCB Layout for Shielded High Voltage Inputs

ONE-TIME PROGRAMMABLE (OTP) OPTIONS

V _{1MON} OV Threshold	V _{1MON} UV Threshold	V _{2MON} ON Threshold	V _{2MON} OFF Threshold	V _{3MON} Threshold	V _{4MON} Threshold
7.92	6.00	3.00	3.00	2.32	1.67
9.00	6.49	3.5	3.5	2.64	2.31
9.90	6.95	4.00	4.00	2.93 ¹	3.05
11.00	7.47	4.77	4.77	3.10	4.62
12.00	7.92	6.00	6.00	4.36	6.51
13.20	8.43 ¹	6.49	6.49	4.65	7.16
14.14	9.00	6.95	6.95 ¹	4.75	7.54 ¹
15.23	9.43	7.47 ¹	7.47	4.97	7.96
15.84	9.90	7.92	7.92	Reserved	Reserved
17.22	10.42	8.43	8.43	Reserved	Reserved
18.00 ¹	11.00	9.00	9.00	Reserved	Reserved
18.86	11.65	9.43	9.43	Reserved	Reserved
19.80	12.00	9.90	9.90	Reserved	Reserved
22.00	12.38	15.23	15.23	Reserved	Reserved
24.75	13.20	19.80	19.80	Reserved	Reserved
28.29	13.66	24.75	Rising edge-triggered wake-up mode	Reserved	Reserved

Table 6. Available Programmable—Threshold at $T_A = 25^{\circ}C$ (All values are typical ratings; see Table 2 for tolerances)

¹ Default. V_{1MON_OV} must be > V_{1MON_UV} . V_{2MON_OFF} is ignored if > V_{2MON_ON} but V_{2MON_OFF} cannot be = V_{2MON_ON} .

Code	V _{1MON} OV Threshold	V _{1MON} UV Threshold	V _{2MON} ON Threshold	V _{2MON} OFF Threshold	V _{3MON} Threshold	V _{4MON} Threshold
0000	18.00 ¹	8.43 ¹	7.47 ¹	6.95 ¹	2.93 ¹	7.54 ¹
0001	18.86	7.92	6.95	7.47	4.65	1.67
0010	15.84	9.43	6.49	6.00	4.75	2.31
0011	17.22	9.00	6.00	6.49	4.97	3.05
0100	24.75	6.49	4.77	4.00	2.32	4.62
0101	28.29	6.00	4.00	4.77	2.64	6.51
0110	19.80	7.47	3.50	3.00	4.36	7.16
0111	22.00	6.95	3.00	3.50	3.10	7.96
1000	9.90	12.38	24.75	19.80	Reserved	Reserved
1001	11.00	12.00	19.80	Rising edge-triggered wake-up mode	Reserved	Reserved
1010	7.92	13.66	15.23	9.90	Reserved	Reserved
1011	9.00	13.20	9.90	15.23	Reserved	Reserved
1100	14.14	10.42	9.43	9.00	Reserved	Reserved
1101	15.23	9.90	9.00	9.43	Reserved	Reserved
1110	12.00	11.65	8.43	7.92	Reserved	Reserved
1111	13.20	11.00	7.92	8.43	Reserved	Reserved

¹ Default.

Preliminary Technical Data

t _{1SD_HOLD} (ms)	t _{1SD_DELAY} (ms)	t _{2SD_HOLD} (ms)	t _{2SD_DELAY} (ms)	t _{RS_HOLD} (ms)	t _{wD} (ms)
0.07	0.07	0.07	0.07	0.1	100
20	50	10 ¹	50	1	250
40	100	20	100 ¹	15	500
60	200	30	200	30	750
80	400	40	400	50	1000
100	800	50	800	100	1250
150	1000	100	1000	150	1500 ¹
200 ¹	1200 ¹	200	1200	200 ¹	2000

Table 8. Available Programmable Hold Time and Delay (All values are typical ratings; see Table 2 for tolerances)

¹ Default.

Table 9. Look-Up Table of Programming Code vs. Typical Timings Shown in Table 8

Code	t _{1SD_HOLD} (ms)	t _{1SD_DELAY} (ms)	t _{2SD_HOLD} (ms)	t _{2SD_DELAY} (ms)	t _{RS_HOLD} (ms)	t _{wp} (ms)
000	200 ¹	1200 ¹	10 ¹	100 ¹	200 ¹	1500 ¹
001	150	1000	20	50	150	2000
010	100	800	30	200	100	1250
011	80	400	40	400	50	1000
100	60	200	50	800	30	750
101	40	100	100	1000	15	500
110	20	50	200	1200	1	250
111	0.07	0.07	0.07	0.07	0.1	100

¹ Default.

THEORY OF OPERATION

The AD5100 is a programmable system management IC that has four channels of monitoring inputs. Three inputs have high voltage (30 V) capability. For example, if the AD5100 is used in an automotive application, the V_{1MON} (Monitoring Input 1) should be connected to the battery and the V_{2MON} should be connected to the ignition switch, the rising edge trigger wake-up signal, or the media-oriented systems transport (MOST) wake-up signal (V_{4MON} is connected to V_{2MON} for MOST applications). Two other inputs, V_{3MON} and V_{4MON}, are low voltage for 1.8 V, 2.5 V, 3.3 V, 5 V, 7 V, or 8 V monitoring. The two high voltage monitoring inputs control the shutdown signal, SHDN, while the two low voltage monitoring inputs control the reset signal, RESET. SHDN and RESET are both disabling functions for the external devices. The differences are output levels and driving capabilities, described in the Outputs section. In some cases, SHDN and RESET can be used interchangeably. The WDI (Watchdog) and MR (Manual Reset) inputs also control the RESET output for the external digital processor. Figure 5 shows the general flow chart and Table 10 summarizes the AD5100 functions and features.




Figure 5. General Flow Chart

Input	Monitoring Range	Shutdown Control	Reset Control	Fault Detection	Functions and Features	If Not Used
V_{1MON}	6 V to 30 V	\checkmark	\checkmark		Overvoltage/Undervoltage Thresholds.	Does not apply
V _{2MON}	3 V to 30 V	\checkmark	V	V	On/Off Voltage Thresholds. Pseudorising edge- triggered, wake-up selectable. MOST wake-up signal $(V_{2MON}$ connected to V_{4MON}).	Connect to V _{1MON} , minimum input 6 V
V _{3MON}	2.32 V to 5.0 V		V	V		Connect to Votp and set threshold to minimum
V_{4MON}	1.67 V to 8 V		\checkmark		Additional Output.	Connect to GND
WDI	0 V to 5 V	\checkmark	\checkmark		Standard, Advance, or Floating. Watchdog selectable.	Leave floating
MR	0 V to 5 V		\checkmark		Highest Priority on RESET Over Other Inputs.	Leave floating

Table 10. AD5100 Functions and Features


MONITORING INPUTS


V_{1MON}

 $V_{\rm 1MON}$ is a high voltage monitoring input that controls the SHDN and RESET functions of the external devices. In addition, it provides a shutdown warning to the system. $V_{\rm 1MON}$ monitors inputs from 6 V to 30 V. It has a 16-level programmable overvoltage and undervoltage (OV, UV) shutdown threshold with an 8-step 0.07 ms to 200 ms shutdown hold time and 0.07 ms to 1200 ms shutdown delay. The shutdown hold time means that the shutdown of the external device is held until the programmed time is reached. The shutdown delay means that shutting down the external device is delayed until the programmed time is reached.

The OV threshold chosen must be greater than the UV threshold. When the shutdown is triggered, either because the input has reached the OV or UV threshold, such fault conditions are temporarily recorded in the fault detection register. The SHDNWARN output transitions low for signaling before shutdown occurs. The occurrence of shutdown is dependent on how long the shutdown-programmed delay is set relative to the SHDNWARN propagation delay. This feature attempts to allow the system to finish any critical housekeeping tasks before shutting down the external device. The V_{1MON} , shutdown, and shutdown warning timing diagrams are shown in Figure 6. The ranges of OV and UV thresholds are shown in Table 6, and the programming codes for the selected thresholds are found in Table 7. The defaulted OV threshold is 18.00 V and, for UV threshold, it is 8.43 V. Similarly, the ranges of shutdown hold and delay times are shown in Table 8, and the programming codes for the selected timings are shown in Table 9. The default shutdown hold time is 200 ms; for shutdown delay time, it is 1200 ms.

The voltage at V_{1MON} provides the power for the AD5100, but a valid signal on V_{2MON} must be present before the internal V_{REG} starts operation. Details are explained in the Power Requirements section.





The V_{1MON} pin is monitored by two comparators, one for overvoltage and one for undervoltage detection. Both are designed with 1.5% hysteresis.


When the V_{1MON} input goes above the programmed OV threshold, the comparator becomes active immediately, indicating that an OV condition has occurred. Due to hysteresis, the V_{1MON} input must be brought below the programmed OV threshold by 1.5% before the comparator becomes inactive, indicating that the OV condition has gone away (see Figure 7).

When the $V_{\rm 1MON}$ input drops below the programmed UV threshold, the comparator becomes active immediately, indicating that a UV condition has occurred. Similarly, due to hysteresis, the $V_{\rm 1MON}$ input must be brought above the programmed UV threshold by 1.5% before the comparator becomes inactive, indicating that the UV condition has gone away.

Both V_{1MON} comparators are used (in conjunction with hold and delay timers) to control the SHDN and RESET pins.

 $V_{\rm 1MON}$ exhibits typical input resistance of 60 k Ω that users should take into account for loading effect.

The default V_{1MON} OV and UV thresholds are 18.00 V and 8.43 V, respectively. The default V_{1MON} shutdown hold time and shutdown delay are 200 ms and 1200 ms, respectively. The user should refer to Table 7 and Table 9 to program different settings.



V_{2MON}

 $\underline{V_{2MON}}$ is a high voltage monitoring input that controls the \overline{SHDN} and \overline{RESET} functions of the external devices. V_{2MON} monitors inputs from 3 V to 30 V. It has a 16-level programmable turn-on and turn-off (ON, OFF) hysteresis threshold with an 8-step 0.07 ms to 200 ms shutdown hold time and 0.07 ms to 1200 ms shutdown delay.

By default, V_{2MON} is level sensitive and the ON and OFF thresholds are both monitored. The ON threshold chosen must be greater than the OFF threshold. When the shutdown function is triggered by the input reaching the V_{2MON_OFF} threshold, such fault condition is temporarily recorded in the fault detection register. The SHDNWARN output then transitions low for signaling before shutdown occurs. The occurrence of shutdown is dependent on how long the shutdown programmed delay is set relative to the SHDNWARN propagation delay. This feature

allows the system to finish any critical housekeeping tasks before shutting down the external device. The V_{2MON} , shutdown, and shutdown warning pins timing diagrams are shown in Figure 6. The ranges of ON and OFF thresholds are shown in Table 6 and the programming codes for the selected-thresholds are found in Table 7. The default ON threshold is 7.47 V and OFF threshold is 6.95 V. Similarly, the ranges of shutdown hold and delay times are shown in Table 8, and the programming codes of the selected timings are found in Table 9. The default shutdown hold time is 10 ms and the delay time is 100 ms.

 V_{2MON_OFF} is ignored if $V_{2MON_OFF} > V_{2MON_ON}$ but V_{2MON_OFF} cannot = V_{2MON_ON} .


If $V_{\rm 2MON}$ is selected with rising edge-triggered wake-up mode, only the ON threshold is monitored and the OFF threshold is ignored.

The voltage at $V_{\rm 1MON}$ provides the power for the AD5100, but a valid signal on $V_{\rm 2MON}$ must be present before the internal $V_{\rm REG}$ starts operating. Details are explained in the Power Requirements section.

The V_{2MON} pin is monitored by two comparators, one for turnon and one for turn-off detection, in the level-sensitive powerup mode. Both are designed with 1.5% hysteresis. The turn-on monitoring comparator is only used if the rising edge-triggered wake-up mode is selected.

When the V_{2MON} input goes above the programmed V_{2MON} ON threshold, the comparator becomes active immediately, indicating that an ON condition has occurred. Due to hysteresis, the V_{2MON} input must be brought below the programmed threshold by 1.5% before the comparator becomes inactive, indicating that the ON condition has gone away (see Figure 8).

When the V_{2MON} input drops below the programmed threshold, the comparator becomes active immediately, indicating that a V_{2MON} OFF condition has occurred. Similarly, due to hysteresis, the V_{2MON} input must be brought above the programmed threshold by 1.5% before the comparator becomes inactive, indicating that the OFF condition has gone away.



 $V_{\rm 2MON}$ exhibits typical input resistance of 500 k Ω that users should take into account for loading effect.

Preliminary Technical Data

The default V_{2MON} ON and OFF thresholds are 7.47 V and 6.95 V, respectively. The default V_{2MON} shutdown hold time and shutdown delay are 10 ms and 100 ms, respectively. The user should refer to Table 7 and Table 9 to program different settings.

V_{3MON}

 V_{3MON} is a low voltage monitoring input that controls the RESET function of an external device. V_{3MON} monitors inputs from 2.0 V to 5.5 V. It has an 8-step programmable reset threshold with an 8-step 0.1 ms to 200 ms reset hold time. The reset hold time means that the reset of the external device is held until the programmed time is reached. The V_{3MON} and RESET timing diagrams are shown in Figure 10. The range of thresholds is shown in Table 6 and the programming code for the selected threshold is found in Table 7. The default monitoring threshold is 2.93 V. Similarly, the range of reset hold times is shown in Table 8 and the programming code of the selected timing is found in Table 9. The default RESET hold time is 200 ms.

The V_{3MON} pin is monitored by a comparator to detect an undervoltage condition. It is designed with 1.5% hysteresis.

When the $V_{\rm 3MON}$ input drops below the programmed UV threshold, the comparator becomes active immediately,

indicating that a UV condition has occurred. Due to hysteresis, the V_{3MON} input must be brought above the programmed UV threshold by 1.5% before the comparator becomes inactive, indicating that the UV condition has gone away (see Figure 9).

The V_{3MON} comparator is used (in conjunction with a hold timer) to control the \overrightarrow{RESET} pin.

 $V_{\rm 3MON}$ exhibits typical input resistance of 150 k Ω that users should take into account for loading effect.

The MR input has an internal resistor pull-up to V_{3MON} . The RESET outputs are push-pull configured between V_{3MON} and GND.






Figure 9. V_{3MON} Hysteresis





V_{4MON}


 V_{4MON} is the lowest voltage monitoring input that controls the RESET function of an external device or provides a comparator output, V_{4OUT} . V_{4MON} monitors input from 0.9 V to 30 V. It has an 8-step programmable reset threshold from 1.67 V to 7.96 V, with an 8-step 0.1 ms to 200 ms reset hold time. The V_{4MON} , RESET, and V_{4OUT} timing diagrams are shown in Figure 12. The range of thresholds is shown in Table 6 and the programming code for the selected threshold is found in Table 8. The default monitoring threshold is 7.54 V. Similarly, the range of the selected time is shown in Table 8 and the programming code of the selected timing is found in Table 9.

The V_{4MON} pin is monitored by a comparator to detect an undervoltage condition. It is designed with 6% hysteresis.

When the V_{4MON} input drops below the programmed UV threshold, the comparator becomes active immediately, indicating that a UV condition has occurred. Due to hysteresis, the V_{4MON} input must be brought above the programmed UV threshold by 6% before the comparator becomes inactive, indicating that the UV condition has gone away (see Figure 11).

The V_{4MON} comparator is used to control the V_{4OUT} pin and (in conjunction with a hold timer) to control the RESET pin.

 $V_{4\text{MON}}$ exhibits typical input resistance of 550 k Ω that users should take into account for loading effect.



The default $V_{4\text{MON}}$ is 7.54 V. The user should refer to Table 7 to program a different setting.




Figure 12. V_{4MON}, RESET, and V_{4OUT} Timing Diagrams

WATCHDOG INPUT

The watchdog input (WDI) circuit attempts to reset the system to a known good state if a software or hardware glitch renders the system processor inactive for a duration that is longer than the timeout period. The timeout period is programmable in eight steps from 100 ms to 2000 ms. The watchdog circuit is independent of the CPU clock that the watchdog is monitoring.

The watchdog is disabled during power-up. WDI starts monitoring once $\overline{\text{RESET}}$ is high. Unique to AD5100, it provides a

t_{WDR}

1 RESET PULSE

RESET


SHDN

t_{WDI}

3 RESET PULSES

SHUTDOWN AT 4TH RESET PULSE

standard or advanced watchdog monitoring function. In the default standard watchdog mode, if WDI remains either high or low for longer than the timeout period, a $\overrightarrow{\text{RESET}}$ pulse is generated in an attempt to allow the system processor to reestablish the WDI signal. The $\overrightarrow{\text{RESET}}$ pulses continue indefinitely until a valid watchdog signal, a rising or falling edge signal at the WDI, is received. The internal watchdog timer clears whenever a reset is asserted. The standard WDI and $\overrightarrow{\text{RESET}}$ timing diagrams are shown in Figure 13.





t_{WD_SHDN}

RELEASE AFTER 1s

5692-014

On the other hand, the AD5100 can be programmed into an advanced watchdog mode such that when the watchdog remains inactive longer than three times the watchdog timeout period, at the fourth time, the SHDN and RESET are asserted and released after 1 second. These actions repeat indefinitely (unless action is taken by the user) if the processor is not responding. The advanced WDI and RESET timing diagrams are shown in Figure 14.

The range of watchdog timeout is shown in Table 8 and the programming code of the selected timeout is found in Table 9. The default timeout is 1500 ms.

If the WDI pin is floating, the watchdog function is disabled by default. However, floating watchdog can be enabled in the RESET configuration register such that a broken WDI connection or any unusual condition that makes WDI float triggers the reset.

Enabling or disabling the floating WDI feature can be changed dynamically provided that the OTP fuse of the RESET configuration register that contains the floating WDI feature is not blown or that the OTP overridden function is selected.

The default watchdog timeout is 1500 ms. The user should refer to Table 9 to program a different setting.

MANUAL RESET

Manual reset $(\overline{\text{MR}})$ is active low and has an internal pull-up resistor to $V_{3\text{MON}}$. $\overline{\text{MR}}$ can be driven from a CMOS logic signal. The $\overline{\text{MR}}$ and $\overline{\text{RESET}}$ timing diagrams are shown in Figure 15. $\overline{\text{MR}}$ has the highest priority in triggering the $\overline{\text{RESET}}$ over any other monitoring inputs.




Figure 15. Manual Reset (MR) Timing Diagrams

OUTPUTS

Shutdown Generator

The shutdown output, \overline{SHDN} , is triggered by the abnormal inputs of V_{1MON} or V_{2MON} , or it can also be the result of a failed watchdog input. \overline{SHDN} control can also be asserted low by users through I²C programming at anytime.


The shutdown generator asserts a logic low SHDN signal based on the following conditions:

- During power-up
- When V1MON goes over or under the threshold (see Figure 6)
- When V_{2MON} is below the turn-on threshold during the rising edge or the turn-off threshold during the falling edge in level sensitive mode (see Figure 6)
- When the external monitoring processor cannot issue the necessary WDI signal and advanced WDI mode is selected (see Figure 10 and Figure 9)
- I²C-programmed shutdown

The \overline{SHDN} signal is released after the programmable hold time. The \overline{SHDN} output is push-pull configured with I²C-selectable rail voltage of either V_{IMON} in default or internal V_{REG}. Figure 16 shows the \overline{SHDN} output configurations. Pull-down Resistor R1 ensures that \overline{SHDN} is pulled to ground when the AD5100 is not powered. When AD5100 is powered, M2a and M2b are both on. M2a has relatively lower impedance than M2b and R1 so the \overline{SHDN} remains low at shutdown. When the AD5100 settles, SW1 is turned on. M1 is stronger than M2a so \overline{SHDN} is pulled to the rail, which takes AD5100 out of the shutdown mode.

In some applications, the AD5100 may monitor and control power regulators where the input and enable pins are next to each other in a fine pitch. This may pose reliability concerns under some abnormal conditions. To prevent errors from happening, the AD5100 shutdown output features smart-load detection to ensure that the shutdown responds. For example, if the car battery has not started for a long time, a resistive dendrite may have formed across the SHDN pin and the battery terminal ($V_{\rm IMON}$). The dendrite will be blown immediately because M2a is designed with adequate current sinking capability and remains in the <u>on position</u> to offer such protection. In another situation, if the SHDN pin is hard-shorted to any sub-30 V source, the short-circuit detector will open SW2 and limit the current by the high impedance M2b.

Preliminary Technical Data



Reset Generator


The reset output, RESET, is triggered by the abnormal input of V_{3MON} or V_{4MON} . RESET activation can also be the result of the processor not generating the proper watchdog signal or if \overline{MR} is triggered.

The reset generator asserts a logic low $\overline{\text{RESET}}$ signal based on the following conditions:

- During power-up
- When V_{3MON} drops below the threshold (see Figure 10)
- When V_{4MON} drops below the threshold (see Figure 12)
- When SHDN output is asserted (see Figure 6 and Figure 14)
- When the external monitoring processor cannot issue the necessary WDI signal (see Figure 13 and Figure 14)
- When MR is asserted (see Figure 15)

The RESET signal is asserted and maintained except when it is triggered by the WDI, which is described in the Watchdog Input section. The RESET signal is released after the programmable hold time.

As shown in Figure 17, the RESET output is push-pull configured with the rail voltage of $V_{\rm 3MON}.$



FAULT DETECTION WITH SHUTDOWN WARNING

An early shutdown warning is available for the system processor to identify the source of failure and take appropriate action before shutting down the external devices. Whenever the voltage at V_{1MON} is detected as overvoltage or <u>undervoltage</u>, or the voltage at V_{2MON} falls below the threshold, SHDNWARN outputs a Logic 0. If the processor sees a logic low on this pin, the processor may issue an I²C read command to identify the cause of failure reported in the Fault Detect/Status Register. The processor may store the information in external EEPROM as a record of failure history.

V_{40UT}

 V_{40UT} is an open-drain output triggered by V_{4MON} with a minimum propagation delay when the programmable delay does not apply. V_{40UT} can be used as a PWM control over an external device or used as a monitoring signal. Most applications using V_{40UT} require disabling of the V_{4MON} -triggered reset with an I^2C command.

POWER REQUIREMENTS

Internal Power

The AD5100 internal power, V_{REG} is derived from $V_{1\text{MON}}$, and becomes active when $V_{2\text{MON}}$ reaches 2.1 V. $V_{2\text{MON}}$ is used to turn AD5100 on and off with a different behavior depending on the $V_{2\text{MON}}$ monitoring mode selection.

By default, in V_{2MON} level-sensitive mode, the AD5100 turns on when the voltage at V_{2MON} rises above the logic threshold, V_{2MON_ON} . When V_{2MON} falls below the logic threshold, V_{2MON_OFF} , AD5100 turns off 2 seconds after \overline{SHDN} is deasserted. Note that AD5100 requires 5 μs to start up and that V_{1MON} must be applied before V_{2MON} . Extension of the AD5100 turn-off allows the system to complete any housekeeping tasks before the system is powered off. Figure 18 shows the default V_{2MON} and V_{REG} waveforms.

If rising edge-triggered wake-up $V_{\rm 2MON}$ mode is selected instead, the AD5100 does not turn off when $V_{\rm 2MON}$ returns to a logic low. In this mode, once the part is powered on, it can only be powered down by an I²C power-down instruction or by removing the supply on the $V_{\rm 1MON}$ pin. This feature is for applications that use a wake-up signal.




Figure 18. Internal Power V_{REG} vs. V_{2MON} Timing Diagrams (Default)

VOTP

A 5.5 V supply voltage is needed only during OTP fuse programming. This voltage should be provided by an external source during factory programming and should have 5.5 V/100 mA driving capability. The OTP programming takes a maximum of 12 ms for each register. V_{OTP} is not required for normal operation. The V_{OTP} has dual functions; it is used for programming the nonvolatile memory fuse arrays, as well as serving as a compensation network for internal power stability. As a result, a bypass capacitor must be connected at the V_{OTP} pin at all times. A low ESR 10 μ F tantalum capacitor is recommended.




Figure 19. Power Supply Requirement

AD5100 achieves the OTP function through blowing internal fuses. Users should always apply the 5.5 V one-time program voltage at the first fuse programming attempt. Failure to comply with this requirement may lead to a change in the fuse structures, rendering programming inoperable.

Poor PCB layout introduces parasitic inductance that may affect the fuse programming voltage. Therefore, it is mandatory that a 10 μ F tantalum capacitor be placed as close as possible to the V_{OTP} pin. The value and the type of C2 is important. It should provide both a fast response and large supply current handling with minimum supply droop during programming (see Figure 19).

PROTECTION Overcurrent Protection

If the V_{1MON} is shorted internally in the AD5100 to GND, the short-circuit protection kicks in and limits subsequent current to 150 mA in normal operation or 50 mA when the V_{OTP} is executed.

Thermal Shutdown

When the AD5100 junction temperature is near the junction temperature limit, it automatically shuts down and cuts out the power from V_{1MON} . The part resumes operation when the device junction temperature returns to normal.

For automotive applications, proper external protections on the AD5100 are needed to ensure reliable operation. The V_{1MON} will likely be used for battery monitoring. The V_{2MON} will likely be used for ignition switch or other critical inputs. As a result, these inputs may need additional protections such as EMI, load dump, and ESD protections. In addition, battery input requires reverse battery protection and short-circuit fuse protection (see Figure 20).

ESD Protection

It is common to require a contact rating of ±8 kV and a noncontact or air rating of ±15 kV ESD protection for the automotive electronics. As a result, an ESD-rated protection device must be used, such as MMBZ27VCL, a dual 40 W transient voltage suppressor (TVS) at the V_{1MON} and V_{2MON} .

Load Dump Protection

A load dump is a severe overvoltage surge that occurs when the car battery is being disconnected from a spinning alternator and a resulting long duration, high voltage surge is introduced into the supply line. Therefore, external load dump protection is recommended. Typically, the load dump overvoltage lasts for a few hundreds millisecond and peaks at around 40 V to 70 V while current can be as high as 1 A. As a result, a load dump-rated TVS D1 and D2, such as SMCJ17, are used to handle the surge energy. A series R is an in-line current limiting resistor; it should be adequate to limit the current without significant drop and yet small enough to not affect the input monitoring accuracy.

Reverse Battery Protection

Reverse battery protection can be provided by a regular diode if the battery monitoring accuracy can be relaxed. Otherwise, a 60 V P-channel power MOSFET, like the NDT2955, can be used. Because of the MOSFET internal diode, the battery first conducts through the P1 body diode as soon as the voltage reaches its source terminal. The voltage divider provides adequate gateto-source voltage to turn on P1 and the voltage drop across the FET is negligible. The resistor divider values are chosen such that the maximum V_{GS} of the P1 is not violated and the current drawn through the battery is only a few μ A.

EMI Protection

For EMI protection, a ferrite bead or EMC rated inductor, such as DR331-7-103, can be used.

DIGITAL INTERFACE

All programmable parameters are set through a 2-wire I²C protocol with read/write access to the registers. All programmable parameters can be set permanently by blowing the OTP fuses at users' factories. Analog Devices, Inc. offers device programming software, which effectively replaces the need for external I²C controllers or host processors for OTP programming in the factories.

SCL

The serial input register clock pin shifts in one bit at a time on positive clock edges. An external 2.2 k Ω to 10 k Ω pull-up resistor is needed. The pull-up resistor should be tied to V_{3MON} if it is used to monitor a sub-5 V source.

SDA

The serial data input/output pin shifts in one bit at a time on positive clock edges, with the MSB loaded first. An external 2.2 k Ω to 10 k Ω pull-up resistor is needed. The pull-up resistor should be tied to V_{3MON} if it is used to monitor a sub-5 V source.




Figure 20. Protection Circuits

AD0— I²C Slave Address Pin

AD5100 is a slave device that communicates with a master if the AD0 bit in the protocol matches with the logic state of the AD5100 AD0 pin. If tied high, this pin can be tied to 3.3 V maximum. Table 11 and Figure 21 show the example of two AD5100 devices operating on the same serial bus independently.

Table 11. Slave Addless	Decouning Scheme	
AD0 Programming Bit	AD0 Device Pin	Device Addressed
0	0 V	0x2E (U1)
1	3.3 V max	0x2F (U2)
MASTER SDA SC AD0 AD5100 U1	3.3V MAXAD	SDA SCL 0 055100 U2

Figure 21. Two AD5100 Devices on One Bus

The master-device output bus-line drivers are open-drain pulldowns in a fully I²C-compatible interface.

AD5100 REGISTER MAP

Table 12 outlines the address pointer registers used to configure and control all parameters and functions in the AD5100. Table 13 shows the address pointer register structure. Table 12 also indicates whether registers are writable, readable, or permanently settable. All registers have the same address for read and write operations. The AD5100 ships from its manufacturing factory with default power-up values as listed in the last column. The user can experiment with different settings in the various threshold, delay, and configuration registers. Once evaluation is complete, the user's own power-up default values can be programmed via a one-time program (OTP) feature. When all desired settings have been programmed (or the user is satisfied with the manufacturer's defaults), a lock-out bit can be programmed (via OTP), to prevent further/erroneous settings from being programmed.

Some users may use the AD5100 as a set-and-forget device, that is, program some default values and never need to change these over the life of the application. However, some users may require on-the-fly flexibility, that is, the ability to change settings to values other than those they choose as their defaults. An additional feature of the AD5100 is the ability to temporarily override the OTP executed settings and still allow users to program the parts dynamically in the field. All override values revert to OTP-executed settings once the AD5100 is power cycled.

Register writing, reading, OTP, and override are explained in the I²C Serial Interface section.

Table 12. AD5100 Register Map

Register Address	Read/Write	Permanently Settable	Register N	lame and Bit Description	Pre-OTP Power On Default ¹	
0x01	R/W	W Y	V1MON Over	voltage Threshold	0x00 (18.00 V)	
			Bit No.	Description		
			[3:0]	4 bits used to program V _{1MON} OV threshold		
			[7:4]	Reserved		
0x02 R/W	Y	V1MON Und	ervoltage Threshold	0x00 (8.43 V)		
			Bit No.	Description		
			[3:0]	4 bits used to program V_{1MON} UV threshold		
			[7:4]	Reserved		
0x03	R/W	Y	V _{2MON} Turn	-On Threshold	0x00 (7.47 V)	
			Bit No.	Description	_	
			[3:0]	4 bits used to program V_{2MON} ton threshold		
			[7:4]	Reserved		
0x04	R/W	Y		-Off Threshold	0x00 (6.95 V)	
			Bit No.	Description	-	
			[3:0]	4 bits used to program V _{2MON} toFF threshold		
0,05	D/M/	Y	[7:4]	Reserved		
0x05	R/W	Ŷ			0x00 (2.93 V)	
			Bit No.	Description	4	
			[2:0]	3 bits used to program V _{3MON} RESET threshold		
	D 444		[7:3]	Reserved		
0x06 R/W	Y		T Threshold	0x00 (7.54 V)		
			Bit No.	Description	4	
		[2:0]	3 bits used to program V _{4MON} RESET threshold			
			[7:3]	Reserved		
0x07	R/W	V Y		JV Triggered SHDN Hold (t _{1SD_HOLD})	0x00 (200 ms)	
			Bit No.	Description	4	
			[2:0]	3 bits used to program V_{1MON} OV/UV-triggered SHDN hold time		
			[7:3]	Reserved		
0x08	R/W	Y		JV Triggered SHDN Delay (t _{1SD_DELAY})	0x00 (1200 ms)	
			Bit No.	Description	_	
			[2:0]	3 bits used to program V_{1MON} OV/UV-triggered SHDN delay time		
			[7:3]	Reserved		
0x09	R/W	R/W Y		-On Triggered SHDN Hold (t _{2SD_HOLD})	0x00 (10 ms)	
			Bit No.	Description	4	
			[2:0]	3 bits used to program V_{2MON} ton-triggered SHDN hold time		
	L		[7:3]	Reserved		
0x0A	R/W	Y		-Off Triggered SHDN Delay (t _{2SD_DELAY})	0x00 (100 ms)	
			Bit No.	Description	4	
			[2:0]	3 bits used to program V_{2MON} topes triggered SHDN delay time		
			[7:3]	Reserved		
0x0B	R/W	Y	RESET Hol		0x00 (200 ms)	
			Bit No.	Description]	
			[2:0]	3 bits used to program RESET hold time		
			[7:3]	Reserved		
0x0C	R/W	Υ	Watchdog	Timeout (t _{WD})	0x00 (1500 ms)	
			Bit No.	Description		
			[2:0]	3 bits used to program watchdog timeout time		
			[7:3]	Reserved		

		Permanently Settable	Register	Name and Bit Description	Pre-OTP Power On Default ¹
0x0D	R/W	Y	RESET CO	nfiguration	0x00
			Bit No.	Description	
			[0]	0: RESET is active when SHDN is active	
				1: RESET is not active when SHDN is active	
			[1]	0: RESET active low	
				1: RESET active high	
			[2]	0: Enables V _{4MON} underthreshold, causing RESET	
				1: Prevents V _{4MON} underthreshold from causing RESET (for	
				V _{40UT} application)	
			[3]	0: WDI function disabled. Floating WDI does not activate RESET	
				1: WDI function enabled. Floating WDI activates RESET	
			[7:4]	Reserved	
0x0E	R/W	Y	SHDN Rai	Voltage Configuration	0x00
			Bit No.	Description	
			[2:0]	Reserved	
			[3]	0: $\overline{\text{SHDN}}$ rail = V_{1MON}	
				1: $\overline{\text{SHDN}}$ rail = V_{REG}	
			[7:4]	Reserved	
0x0F	R/W	Y	Watchdog) Mode	0x00
			Bit No.	Description	
			[2:0]	Reserved	
			[3]	0: Standard mode	
				1: Advanced mode	
			[7:4]	Reserved	
0x15	R/W	Y		ock Bit (Inhibit Further Programming)	0x00
			Bit No.	Description	
			[2:0]	Reserved	
			[3]	0: Further fuse programming allowed	
				1: Further fuse programming disabled Note: this bit is OTP only	
			[7:4]	Reserved	
0x16	R/W	N	Special Fu		0x00
			Bit No.	Description	-
			[0]	0: OTP enables 5 µA fuse readback sense current	-
				1: OTP enables 0.55 μA fuse readback sense current	
			[1]	0: OTP disables blowing fuses	
				1: OTP enables blowing fuses	
			[2]	0: Software assertion of SHDN pin is inactive	
				1: Pulls SHDN pin low	
			[3]	0: Override of permanent settings inactive	
				1: Override of permanent settings active	
			[7:4]	Reserved	
0x17	R/W	N	Special Fu	inction 2	0x00
			Bit No.	Description	
			[0]	0: Software power-down of AD5100 inactive	
				1: Software power-down of AD5100 active ²	
			[7:1]	Reserved	

Preliminary Technical Data

AD5100

Register Address	Read/Write	Permanently Settable	Register Name and Bit Description		Pre-OTP Power On Default ¹
0x18	R/W	N	Disable Special Functions ³		0x00
			Bit No. Description		
			[0]	0: Allows override of any of the registers in memory except Register Bit 0x16[2:0] and Register Bit 0x17[0]	
				1: Disables override of any of the registers in memory except Register Bit 0x16[2:0] and Register Bit 0x17[0]	
			[1]	0: Allows OTP Function	
				1: Disables OTP Function	
			[2]	Reserved	
			[3]	0: Allows software power-down function	
				1: Disables software power-down function	
			[4]	0: Allows software assertion of SHDN pin	
				1: Disables software assertion of SHDN pin	
			[7:5]	Reserved	
0x19	Read-only N	Ν	Fault Dete	ect and Status Register	0x40
			Bit No.	Description	
			[3:0]	These four level-triggered bits indicate the current state of	
				the comparators monitoring the $V_{1\text{MON}}$ and $V_{2\text{MON}}$ input pins.	
				[0]: $1 = V_{2MON}$ input $< V_{2MON}$ OFF threshold	
				[1]: $1 = V_{2MON}$ input > V_{2MON} ON threshold	
				[2]: $1 = V_{1MON}$ input $< V_{1MON}$ UV threshold	
				[3]: $1 = V_{1MON}$ input > V_{1MON} OV threshold	
			[6:4]	These fault detection bits can be decoded to indicate one or more conditions were present when a SHDN event occurred.	
				These bits are edge triggered. 000: None	
				$001: V_{1MON}$ UV only	
				010: V _{1MON} OV only 011: Never occurred	
				100: V _{2MON} below OFF only (default) 101: V _{1MON} UV AND V _{2MON} below OFF both occurred	
				101: V_{1MON} OV AND V_{2MON} below OFF both occurred	
				110: V _{1MON} OV AND V _{2MON} below OFF both occurred	
			[7]		
			[7]	Reserved	

¹ Values AD5100 has when shipped from manufacturer's factory.
 ² V_{2MON} must be 0 V (that is, V_{2MON} must be configured in edge-sensitive mode) for software power-down.
 ³ These register bits are set only. To clear them, the AD5100 must be power cycled. In some cases, the AD5100 can be connected to an I²C bus with lots of activity. Setting these bits is an added means of ensuring that any erroneous activity on the bus does not cause AD5100 special functions to become active.

I²C SERIAL INTERFACE

Control of the AD5100 is accomplished via an I²C-compatible serial bus. The AD5100 is connected to this bus as a slave device (the AD5100 has no master capabilities).

The AD5100 has a 7-bit slave address. The six MSBs are 010111 and the LSB is determined by the state of the AD0 pin. Therefore, when AD0 is low, the 7-bit AD5100 slave address is 0101110, and 0101111 if AD0 is high (pulled up to 3.3 V maximum). The AD0 pin allows the user to connect two AD5100 devices to the same I^2C bus provided the two devices comply with the configurations shown in Figure 21.

The 2-wire serial bus protocol operates as follows:

- 1. The master initiates data transfer by establishing a START condition, which is when SDA goes from high to low while SCL is high. The following byte is the slave address byte, which consists of the 7-bit slave address followed by an R/\overline{W} bit that determines whether data is read from or written to the slave device
- 2. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.
- 3. When all data bits have been read or written, a stop condition is established by the master. A stop condition is defined as a low-to-high transition on the SDA line while SCL is high. In write mode, the master pulls the SDA line high during the 10th clock pulse to establish a stop condition. In the read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master then brings the SDA line low before the 10th clock pulse and high during the 10th clock pulse to establish a stop condition.

For the AD5100, write operations contain either one or two bytes, while read operations contain one byte. The AD5100 makes use of an address pointer register. The address pointer register does not have and does not require an address because it is the register to which the first data byte of every write operation is written automatically. This data byte is an address pointer that sets up one of the other registers for the second byte of the write operation or for a subsequent read operation. Table 13 shows the structure of the address pointer register. Bits [6:0] signify the address of the register that is to be written to or read from. Bit 7 is used when OTP mode is invoked (use of this bit is explained in the One-Time Programmable (OTP) Options section), and should be 0 for normal write/read operations.

Bit Number	Function
7	OTP Enable
6	AP6
5	AP5
4	AP4
3	AP3
2	AP2
1	AP1
0	APO

WRITING DATA TO AD5100

When writing data to the AD5100, the user begins by writing an address byte followed by the R/W bit set to 0. The AD5100 acknowledges (if the correct address byte is used) by pulling the SDA line low during the ninth clock pulse. The user then follows with two data bytes. The first data byte is the address of the internal data register to be written to, which is stored in the address pointer register. The second byte is the data to be written to the internal data register. After each byte, the AD5100 acknowledges by pulling the SDA line low during the ninth clock pulse. Figure 22 illustrates this operation.




Figure 22. Writing a Register Address to the Address Pointer Register, Then Writing Data to the Selected Register

READING DATA FROM AD5100

When reading data from an AD5100 register, there are two possibilities:

- If the AD5100 address pointer register value is unknown or not at the desired value, it is first necessary to set it to the correct value before data can be read from the desired data register. This is done by performing a write to the AD5100, but only a value containing the register address is sent because data is not to be written to the register. This is shown in Figure 23. A read operation is then performed consisting of the serial bus address, R/W bit set to 1, followed by the data byte from the data register. This is shown in Figure 24.
- If the address pointer is known to be already at the desired address, data can be read from the corresponding data register without first writing to the address pointer register.

Table 14 shows the readback data byte structure. Bits [6:0] contain the data from the register just read. Bit 7 only has significance when OTP mode is being used, and should be ignored for normal read operations. The majority of AD5100 registers are four bits wide, with only the Fault Detect and Status register and Disable Special Functions register at seven bits and five bits wide, respectively.

Table 14. Readback Data Byte Structure

Bit Number	Function	
7	OTP Okay	
б	D6	
5	D5	
4	D4	
3	D3	
2	D2	
1	D1	
0	D0	

PERMANENT SETTING OF AD5100 REGISTERS (OTP FUNCTION)

When the user wants to permanently program settings to the AD5100, the one-time program (OTP) function is invoked. (Note the requirements for the capacitor on the V_{OTP} pin in the Power Requirements section.) To complete a permanent program cycle for a particular register, the following sequence should be used:

- 1. Set Bit 0 = 1 in Register 0x16 using a normal write operation.
- 2. Set Bit 1 = 1 in Register 0x16 using a normal write operation.
- 3. Apply a 5.5 V (100 mA) voltage source to the OTP pin. This provides the current for the programming cycle.
- 4. Write the desired permanent data to the register of choice, using a write operation with the OTP bit set to 1 in the address pointer byte.
- 5. Wait a period of 12 ms for the AD5100 to perform the permanent setting of the internal register.

The user has the opportunity to check whether the AD5100 is programmed correctly by performing a read instruction with the OTP bit set to 1 in the address pointer byte (for example, 0x81 = 0x80 + 0x01 for V_{1MON-OV}, and monitoring the state of Bit 7 (OTP Okay) in the readback data byte.

OTP Okay = 1 indicates the AD5100 programmed correctly

OTP Okay = 0 indicates the AD5100 programmed incorrectly

Note that readback of the OTP Okay bit is only available for the read cycle following immediately after the program cycle. If a write or read of a different register is done immediately after the program cycle, the opportunity for verifying whether the programming was successful will have been missed. Table 15 shows the recommended way of executing a program, then reading back and verifying the V_{1MON} overvoltage threshold register, (assuming that Step 1 to Step 3 have already been completed).




Figure 24. Read Data from the Address Pointer Register

Validation	
Table 15. Example of Executing OTP and a Successful	

Programming Sequence	Comment		
S	Start		
0x5C	Slave Address + Write		
A	Acknowledge		
0x81	Set V _{1MON} OV Threshold		
A	Acknowledge		
0x0F	OTP at Setting 15		
A	Acknowledge		
Р	Stop		
Delay	Wait for 12 ms		
S	Start		
0x5D	Slave Address + Read		
A	Acknowledge		
0x81	Read Add + OTP En		
A	Acknowledge		
0x8F	Read Full Scale + OTP Okay		
Ā	No Acknowledge		
Р	Stop		

When all default registers have been programmed, the lock bit should be set. User-programmed defaults do not become active until the lock bit is programmed. Programming the lock bit is done in exactly the same manner as all other registers in Table 12.

TEMPORARY OVERRIDE OF DEFAULT SETTINGS (OVERRIDE FUNCTION)

As stated in the AD5100 Register Map section, even with the lock bit set, it is possible to temporarily override the default values of any of the permanently programmable registers. To override a permanent setting in a particular register (when the lock bit is programmed), the following sequence should be used:

- 1. Set Bit 3 = 1 in Register 0x16 (Special Function 1).
- 2. Write the desired temporary data to the register of choice.

While the override bit (Bit 3) is set in Register 0x16, the user can override any registers by simply writing to them with new data.

To reset an overridden register to its default setting, the following sequence should be used:

- 1. Set Bit 3 = 0 in Register 0x16.
- 2. Write a dummy byte to the register of choice.

Clearing the override bit in Register 0x16 does not cause all overridden registers to revert back to their defaults at the same time. For example, imagine that the user overrides Register 0x01, Register 0x02, and Register 0x03. If the user subsequently clears the override bit in Register 0x16 and writes a dummy byte to Register 0x01, Register 0x01 reverts to its default value. However, Register 0x02 and Register 0x03 still contain their override data. To revert both registers to their default values, the user must write dummy data to each register individually.

Power cycling the AD5100 also resets all registers to their programmed defaults.

CONTROLLING THE AD5100

There are two ways to control the AD5100. Users can apply the AD5100 evaluation software for one-time programming of the devices in the factory without ever reprogramming the parts in the field. They can also design or make use of the on-board I²C controllers for programming the AD5100. The latter choice is necessary for any dynamic or field-programming applications.

APPLICATIONS INFORMATION CAR BATTERY AND INFOTAINMENT SYSTEM SUPPLY MONITORING

The AD5100 has two high voltage monitoring inputs with shutdown and reset controls over external devices. For example, the V_{1MON} and V_{2MON} can be used to monitor the signals from a car battery and an ignition key in an automobile, respectively (see Figure 25). The shutdown output can be connected to the shutdown pin of an external regulator to prevent false conditions such as a weak battery or overcharging of a battery by an alternator. The reset output can be used to reset the processor in the event of a hardware or software malfunction. An example of the input and output responses of this circuit is shown in Figure 26.




Figure 25. Typical DSP in Car Infotainment Application





Figure 26. Example of SHDN and RESET Responses of Circuit Shown in Figure 25

BATTERY MONITORING WITH FAN CONTROL

 $V_{4\text{MON}}$ can be used with $V_{4\text{OUT}}$ in tandem to form a simple PWM control circuit. For example, as shown in Figure 27, when a temperature sensor output connects to the $V_{4\text{MON}}$ input, with the proper threshold level set, $V_{4\text{OUT}}$ outputs high whenever the temperature goes above the threshold. This turns on the FET switch, which activates the fan. When V_{TEMP} drops below the threshold, $V_{4\text{OUT}}$ decreases, which turns off the fan.

BATTERY STATE OF CHARGE INDICATOR AND SHUTDOWN EARLY WARNING MONITORING

In the automotive application, the system designer may set the battery threshold to the lowest level in order to allow an automobile to start at the worst case condition. If the battery remains at the low voltage level, it is indeed a poor battery. However, there is no way to warn the driver. As a result, the system designer can use V_{4OUT} as the battery warning indicator. By stepping down the battery voltage monitored at V_{4MON} , the LED is lit, which gives a battery replacement warning. The circuit is shown in Figure 29.



СІК

Preliminary Technical Data

RISING EDGE-TRIGGERED WAKE-UP MODE

As indicated in Figure 30, the microprocessor can control its own power-down sequence using the rising edge-triggered wake-up signal. The operator must select the last setting, rising edge-triggered wake-up mode, in the V_{2MON} turn-off threshold parameter as shown in Table 6 (the I²C write command is S 01011100 A 00000100 A 00001001 A P).

When the rising edge wake-up signal is detected by V_{2MON} , the AD5100 is powered up with the SHDN pin pulled high. The external regulator is turned on to supply power to the microprocessor. A reset pulse train is generated at the reset

output if there is no watchdog activity. The pulse continues until the correct watchdog signal appears at the AD5100 WDI pin. The shutdown pin remains high as long as the AD5100 continues to receive the correct watchdog signal.

When the microprocessor finishes its housekeeping tasks or powers down the software routine, it stops sending a watchdog signal. In response, the AD5100 generates a reset. The shutdown pin is pulled low 2 seconds after, and the regulator output drops to 0 V, which shuts down the microprocessor. At that point, the AD5100 enters sleep mode.





Figure 31. Rising Edge-Triggered Operation of Circuit Shown in Figure 30

OUTLINE DIMENSIONS



ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding	Ordering Quantity
AD5100YRQZ-RL71	-40°C to +125°C	16-Lead QSOP	RQ-16	TBD	1,000
AD5100YRQZ ¹	-40°C to +125°C	16-Lead QSOP	RQ-16	TBD	98

 1 Z = RoHS Compliant Part.

NOTES

NOTES

NOTES

Purchase of licensed I²C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

©2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. PR05692-0-10/07(PrK)



www.analog.com

Rev. PrK | Page 36 of 36